

Refine Search

Search Results -

Term	Documents
(14 AND 12).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	11
(L14 AND L12).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	11

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L16

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Wednesday, March 08, 2006 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u> side by side	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L16</u>	L14 and l12	11	<u>L16</u>
<u>L15</u>	L14 and l10	32	<u>L15</u>
<u>L14</u>	L13 and hash\$4	50	<u>L14</u>
<u>L13</u>	(histor\$4 near8 pattern\$1 or strid\$4) and branch\$3 near6 predict\$5	307	<u>L13</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
<u>L12</u>	(711/123-221)[CCLS]	21419	<u>L12</u>
<u>L11</u>	(712/215-300)![CCLS]	7144	<u>L11</u>
<u>L10</u>	(712/215-300)[CCLS]	7144	<u>L10</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L9</u>	predict\$4 near8 branch\$3 near8 (histor\$4 or pattern\$1 or strid\$3) near6 shift\$3	37	<u>L9</u>
<u>L8</u>	branch\$3 near8 (histor\$4 or pattern\$1 or strid\$3) near6 shift\$3	194	<u>L8</u>

<u>L7</u>	L5 and shift\$5	1	<u>L7</u>
<u>L6</u>	L5 and shift\$5	1	<u>L6</u>
<u>L5</u>	5996071.pn.	2	<u>L5</u>
<u>L4</u>	L2 and (strid\$3 or pattern\$1)	7	<u>L4</u>
<u>L3</u>	L2 and stird\$3	0	<u>L3</u>
<u>L2</u>	hash\$3 near5 address\$3 near6 predict\$5	31	<u>L2</u>
<i>DB=USPT; PLUR=YES; OP=OR</i>			
<u>L1</u>	5996071.pn. and hash\$5	0	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [All](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((histor* <near/4> pattern*, strid*) <and> branch* <near/5> predict*)<in>..."

Your search matched 18 of 1325881 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

e-mail

» Search Options

[View Session History](#)[New Search](#)

Modify Search

(((histor* <near/4> pattern*, strid*) <and> branch* <near/5> predict*)<in>metadata)

[Search](#)☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[view selected items](#)[Select All](#) [Deselect All](#)**1. Thread partitioning and value prediction for exploiting speculative thread-level parallelism**

Marcuello, P.; Gonzalez, A.; Tubella, J.;

[Computers, IEEE Transactions on](#)

Volume 53, Issue 2, Feb 2004 Page(s):114 - 125

Digital Object Identifier 10.1109/TC.2004.1261823

[AbstractPlus](#) | Full Text: [PDF](#)(2143 KB) IEEE JNL[Rights and Permissions](#)**2. Branch prediction using both global and local branch history information**

Chang, M.-C.; Chou, Y.-W.;

[Computers and Digital Techniques, IEE Proceedings-](#)

Volume 149, Issue 2, March 2002 Page(s):33 - 38

Digital Object Identifier 10.1049/ip-cdt:20020273

[AbstractPlus](#) | Full Text: [PDF](#)(594 KB) IEEE JNL**3. Fast Configuration of an Energy-Efficient Branch Predictor**

Hallschmid, P.; Saleh, R.;

[Emerging VLSI Technologies and Architectures, 2006. IEEE Computer Society Annual Symposium](#)

Volume 00, 02-03 March 2006 Page(s):289 - 294

Digital Object Identifier 10.1109/ISVLSI.2006.44

[AbstractPlus](#) | Full Text: [PDF](#)(312 KB) IEEE CNF[Rights and Permissions](#)**4. Exploring design space of scalable per-address branch predictors**

Kongmunvattana, A.; Tiamkaew, E.;

[TENCON 2004, 2004 IEEE Region 10 Conference](#)

Volume B, 21-24 Nov. 2004 Page(s):156 - 159 Vol. 2

Digital Object Identifier 10.1109/TENCON.2004.1414555

[AbstractPlus](#) | Full Text: [PDF](#)(1848 KB) IEEE CNF[Rights and Permissions](#)**5. Value predictors for reuse through speculation on traces**

Pilla, M.L.; Navaux, P.O.A.; Childers, B.R.; da Costa, A.T.; Franca, F.M.G.;









[Computer Architecture and High Performance Computing, 2004. SBAC-PAD 2004. 16th Symposium](#)

27-29 Oct. 2004 Page(s):48 - 55

Digital Object Identifier 10.1109/SBAC-PAD.2004.42

[AbstractPlus](#) | Full Text: [PDF](#)(400 KB) IEEE CNF

[Rights and Permissions](#)

-  **6. Fast path-based neural branch prediction**
 Jimenez, D.A.;
[Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on](#)
 2003 Page(s):243 - 252
 Digital Object Identifier 10.1109/MICRO.2003.1253199
[AbstractPlus](#) | Full Text: [PDF](#)(381 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **7. Cost-effective graceful degradation in speculative processor subsystems: the branch predic**
 Almukhaizim, S.; Verdel, T.; Makris, Y.;
[Computer Design, 2003. Proceedings. 21st International Conference on](#)
 13-15 Oct. 2003 Page(s):194 - 197
 Digital Object Identifier 10.1109/ICCD.2003.1240894
[AbstractPlus](#) | Full Text: [PDF](#)(248 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **8. The FAB predictor: using Fourier analysis to predict the outcome of conditional branches**
 Kampe, M.; Stenstrom, P.; Dubois, M.;
[High-Performance Computer Architecture, 2002. Proceedings. Eighth International Symposium on](#)
 2-6 Feb. 2002 Page(s):223 - 232
[AbstractPlus](#) | Full Text: [PDF](#)(469 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **9. DStride: data-cache miss-address-based stride prefetching scheme for multimedia process**
 Hariprakash, G.; Achutharaman, R.; Omondi, A.R.;
[Computer Systems Architecture Conference, 2001. ACSAC 2001. Proceedings. 6th Australasian](#)
 29-30 Jan. 2001 Page(s):62 - 70
 Digital Object Identifier 10.1109/ACAC.2001.903360
[AbstractPlus](#) | Full Text: [PDF](#)(756 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **10. Applying caching to two-level adaptive branch prediction**
 Egan, C.; Steven, G.B.; Won Shim; Vintan, L.;
[Digital Systems Design, 2001. Proceedings. Euromicro Symposium on](#)
 4-6 Sept. 2001 Page(s):186 - 193
 Digital Object Identifier 10.1109/DSD.2001.952280
[AbstractPlus](#) | Full Text: [PDF](#)(848 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **11. Alloyed path-pattern scheme for branch prediction**
 Ramanujam, R.; Ravirala, M.; Lee, G.;
[Computer Design, 2001. ICCD 2001. Proceedings. 2001 International Conference on](#)
 23-26 Sept. 2001 Page(s):534 - 537
 Digital Object Identifier 10.1109/ICCD.2001.955086
[AbstractPlus](#) | Full Text: [PDF](#)(344 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **12. The effect of code reordering on branch prediction**
 Ramirez, A.; Larriba-Pey, J.L.; Valero, M.;
[Parallel Architectures and Compilation Techniques, 2000. Proceedings. International Conference on](#)
 15-19 Oct. 2000 Page(s):189 - 198
 Digital Object Identifier 10.1109/PACT.2000.888343
[AbstractPlus](#) | Full Text: [PDF](#)(860 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **13. Influence of high-level program structures on branch prediction accuracy**

Ganjoo, A.; Nian-Feng Tzeng;
[Euromicro Conference, 2000. Proceedings of the 26th](#)
 Volume 1, 5-7 Sept. 2000 Page(s):316 - 322 vol.1
 Digital Object Identifier 10.1109/EURMIC.2000.874648
[AbstractPlus](#) | Full Text: [PDF](#)(540 KB) [IEEE CNF](#)
[Rights and Permissions](#)



14. Using artificial neural networks to improve hardware branch predictors

Rustan, A.A.;
[Neural Networks, 1999. IJCNN '99. International Joint Conference on](#)
 Volume 5, 10-16 July 1999 Page(s):3419 - 3424 vol.5
 Digital Object Identifier 10.1109/IJCNN.1999.836213
[AbstractPlus](#) | Full Text: [PDF](#)(440 KB) [IEEE CNF](#)
[Rights and Permissions](#)



15. An analysis of correlation and predictability: what makes two-level branch predictors work

Evers, M.; Patel, S.J.; Chappell, R.S.; Patt, Y.N.;
[Computer Architecture, 1998. Proceedings. The 25th Annual International Symposium on](#)
 27 June-1 July 1998 Page(s):52 - 61
 Digital Object Identifier 10.1109/ISCA.1998.694762
[AbstractPlus](#) | Full Text: [PDF](#)(92 KB) [IEEE CNF](#)
[Rights and Permissions](#)



16. The cascaded predictor: economical and adaptive branch target prediction

Driesen, K.; Holzle, U.;
[Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE International Symposium on](#)
 30 Nov.-2 Dec. 1998 Page(s):249 - 258
 Digital Object Identifier 10.1109/MICRO.1998.742786
[AbstractPlus](#) | Full Text: [PDF](#)(88 KB) [IEEE CNF](#)
[Rights and Permissions](#)



17. Improving branch prediction accuracy by reducing pattern history table interference

Po-Yung Chang; Evers, M.; Patt, Y.N.;
[Parallel Architectures and Compilation Techniques, 1996. Proceedings of the 1996 Conference on](#)
 20-23 Oct. 1996 Page(s):48 - 57
 Digital Object Identifier 10.1109/PACT.1996.554029
[AbstractPlus](#) | Full Text: [PDF](#)(852 KB) [IEEE CNF](#)
[Rights and Permissions](#)



18. The effects of mispredicted-path execution on branch prediction structures

Jourdan, S.; Tse-Hao Hsing; Stark, J.; Patt, Y.N.;
[Parallel Architectures and Compilation Techniques, 1996. Proceedings of the 1996 Conference on](#)
 20-23 Oct. 1996 Page(s):58 - 67
 Digital Object Identifier 10.1109/PACT.1996.552555
[AbstractPlus](#) | Full Text: [PDF](#)(964 KB) [IEEE CNF](#)
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

Indexed by
